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 
Abstract: This paper presents an efficient method to enhance the dc-bus voltage control loop of a single-phase grid-connected dc/ac 
converter which improves its responses in terms of oscillation on its dc-bus voltage as well as its output ac current. Conventionally, the 
double-frequency (2-f) ripple is reduced by using a large electrolyte capacitor which increases the cost and size of the system. A state-of-
the-art approach is to use a notch filter (NF) to block the 2-f ripple in the voltage control loop. This can significantly reduce the capacitor 
size. The existing presentations of this method, however, do not integrate the internal dynamics of the NF into consideration. This paper 
proposes a new way of implementing the NF which allows integration of its internal variables into the control loop. The resulted system 
exhibits enhanced transient responses at both the dc-bus voltage and the output ac current. The proposed method is analyzed in detail 
and its effectiveness is verified through simulations and experimental results. 
 
Index Terms—Double-frequency ripple, dc extraction, single-phase converter, notch filter. 
I. INTRODUCTION 
ingle-phase converters are widely used in low-power distributed generation (DG) applications such as residential roof-top solar 
photovoltaic (PV) generators [1, 2], low-power rectifier applications [3], and on-board electric-vehicle (EV) chargers [4, 5]. 
In addition to power exchange, they can also participate in offering ancillary services to the grid. One particular issue with the 
single-phase converters is the double-frequency (2-f) ripple that is generated on the dc-bus voltage due to the ac power.  
Conventionally, large capacitors are used to ensure that this ripple does not exceed the limits. This compromises the lifetime, size 
and cost of the converter [1, 3, 6, 7]. Another solution is to use an auxiliary circuit that draws constant current from the source and 
creates a high dc voltage to provide the needed pulsation [7-10]. However, this increases the complexity of both the hardware and 
the control system and decreases its efficiency. A state-of-the-art approach is to use a method of blocking the ripples and preventing 
them from propagating into the control loop and spoiling its variables [11, 12]. This approach succeeds in substantially reducing 
the capacitor size but can produce extra oscillatory transient responses. Such oscillations must be maintained within limits  
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in order to facilitate integration of such converters at a high penetration level. 
Figure 1 illustrates the typical closed-loop control that is commonly used for a grid-connected single-phase converter, where 
𝑣bus is the actual bus voltage, 𝑉bus,ref is the reference value of the bus voltage and 𝑣PLL is the normalized sinewave signal whose 
phase angle is generated by a phase-locked loop (PLL) and synchronized with the grid voltage 𝑣s. The variable 𝐼ref is the output 
signal of the voltage control loop and is used as an amplitude which is multiplied by 𝑣PLL to generate a reference value 𝑖ref for the 
current controller. Accordingly, 𝑖ref is synchronized with the grid voltage so that the system can work with unity power factor. To 
sum up, the outer loop is responsible for controlling the bus voltage while the inner loop controls the current. 
The 2-f ripple of the bus voltage circulates into the inner loop through its reference signal (𝑖ref). As a result, such a disturbance 
inside the current controller demands the sluggish tuning of proportional integral (PI) controllers to prevent the propagation of the 

















Fig.1. Typical closed-loop control for a single-phase dc/ac converter. 
 
In [5], a low-pass filter (LPF) is used in the voltage control loop of a single-phase EV charger. However, the LPF causes a very 
low convergence rate as reported in [11]. A dc-observer concept is proposed in [11] for this purpose. This method effectively 
removes the 2-f ripple, but it shows some high transient oscillations during a step change of the bus voltage which may be related 
to its redundant structure, i.e. using three differential equations for a system that can be modeled at order of two. 
In [12], a second-order notch filter (NF) is used in the voltage control loop to block the 2-f ripples. It succeeds in its main task 
and results in a significant reduction in the capacitor size while improving the ac-side power quality. This approach appears to be 
the state of the art. It, however, causes some additional oscillatory peaks and transients due to its fast response and small capacitor.  
It is noted that all the existing techniques use some sort of filtering (or estimation) on the bus voltage which is of higher order. 
This will introduce additional modes (or poles) into the system. This lowers the overall damping of the system, increasing response 
overshoots, oscillations and settling time. This issue, which is not addressed in the literature, is the focus of this paper. The proposed 
idea is to deploy the internal variables of the filters (or estimators) in the control loop to allow more degrees of freedom to improve 
the overall system damping. But this is a challenge because the internal variables of the filter are spoiled by 2-f ripples and their 
direct deployment will introduce those ripples into the loop. Therefore, a new way of modeling such filters is required to ensure 
 
that the new variables are dc in nature.  
We formulate our approach in the context of the method of [12]. An adaptive filter was first introduced in [14] and then modified 
in [15] to be used for harmonics extraction in a single-phase active-power filter. This is indeed, under certain mild conditions, an 
alternative time-varying implementation of an NF. Moreover, its internal variables are dc in nature. This is a significant advantage 
and is built on in this paper to enhance the performance of the dc-bus voltage control in a single-phase converter. 
After formulating the approach, the paper develops a design method for additional feedback terms. The proposed method does 
not engage any new hardware or control dynamic, but it only feeds back some already existing variables in the control loop. 
Overall, the damping improvement of the control loop is confirmed by analysis, computer simulations and experimental results. 
The proposed approach also facilitates making the loop adaptive to grid frequency variations without requiring any additional 


























Fig. 2. a) Typical model of a single-phase grid-connected voltage source converter, b) simplified and linearized model of bus-voltage control loop.  
 
II. MODELING OF BUS-VOLTAGE CONTROL LOOP 
Figure 2(a) shows a typical model of a single-phase grid-connected voltage source converter and Fig. 2(b) (without NF) presents 
a simplified and linear time-invariant (LTI) model of the bus-voltage control loop [13]. In this model, the current controller is 
assumed to be much faster than the voltage loop. The LTI loop shown in Fig. 2(b) is verified in [13] in detail. The PI controller is 
expressed as 𝐺PI(𝑠) = 𝑘(1 +
1
𝜏𝑠
), where 𝑘 and 𝜏  are the proportional and integral gains. The characteristic equation of the loop is: 









= 0                 (1) 
where 𝐶bus is the dc-bus capacitor, 𝑉s is the amplitude of the grid voltage and 𝑉bus,ref is the reference value of the dc-bus voltage. 











2.           (2) 
The parameters 𝜁 and 𝜔𝑛in (2) are defined by:  
            2𝜁𝜔n = −𝑘
𝑉
2𝐶bus𝑉bus,ref
,                          (3) 







.                   (4) 
The variable 𝑃in, which is the input power of the loop, is given by 𝑃in = 𝑃bus + 𝑃out, where 𝑃bus is the power that flows through 
the dc bus and 𝑃out = 𝑣s𝑖s approximates the converter`s injected/absorbed power. 
The normalized peak fluctuation of the bus voltage 𝑉p caused by the input power disturbances can be obtained from (2), [13], and 
is given by:  
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Due to the fact that bus-voltage ripple is originated from the oscillating component of the input power 𝑃in =
𝑉s𝐼s
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. Accordingly, the normalized current ripple ratio 𝑅p is defined and calculated in [13] as: 










2 + 1                      (6) 
where 𝐼2 is the amplitude of the 2-f ripple of the current and is clearly observed from Fig. 2(b) to be  












)|            (7) 
and finally, again from Fig. 2(b), the magnitude of the bus-voltage ripple is given by 
                  𝑉ripple =
𝑃in
2𝜔𝐶bus𝑉bus,ref
.                        (8) 
From (8), it can be seen that 𝑉ripple is directly affected by changing the input power 𝑃in, 𝐶bus and 𝑉bus,ref. In [13], a design algorithm 
is proposed to determine the controller gains 𝑘 and 𝜏 and the capacitance 𝐶bus. In [12], the NF is used to block the 2-f ripples of 
the dc-bus voltage and to prevent those ripples from propagating in the control loop. This will relax the tight limits on 𝐶bus and 
allows reducing its size. This will, however, introduce additional dynamics into the loop that are not fully integrated and cause 
oscillatory responses during sharp transients. 
III.  PROPOSED DC-EXTRACTION METHOD 
A. Alternative Implementation of Notch Filter 
Generally and dominantly, the bus voltage in a single-phase converter has a dc and a 2-f component and can be expressed as: 
 
𝑣bus(𝑡) = 𝑉bus,dc  +  𝐴1 sin(2𝜔𝑡) + 𝐵1 cos(2𝜔𝑡)    (9) 
where 𝑉bus,dc is the dc component and 𝑣2f(𝑡) = 𝐴1 sin(2𝜔𝑡) + 𝐵1 cos(2𝜔𝑡) represents the 2-f ripple term.  In (9), 𝜔𝑡 represents 
the grid voltage phase angle. The 2-f component of 𝑣bus(𝑡) in (9), which is supposed to be estimated by the proposed algorithm, 
is expressed as: 
         ?̂?2f(𝑡) = 𝐾1 sin(2𝜔𝑡) + 𝐾2 cos(2𝜔𝑡)              (10) 
where 𝐾1 and 𝐾2 are the estimated amplitudes of the sine and cosine terms of 𝑣2f. The estimated dc offset is  
                𝑌bus,dc = 𝑣bus(𝑡) −  ?̂?2f(𝑡).                       (11) 
The Gradient Descent (GD) method is used to estimate 𝐾1 and 𝐾2 in (10). The cost function 𝐽 is defined as:  
              𝐽(𝐾1, 𝐾2) = [𝑣bus(𝑡) −  ?̂?2f(𝑡)]
2.                 (12) 
According to the GD method: 
                    
𝑑
𝑑𝑡
(𝐾1, 𝐾2)(𝑡) =  −𝜇
𝜕𝐽(𝐾1,𝐾2)
𝜕(𝐾1,𝐾2)
                  (13) 
where 𝜇 is the convergence gain of the algorithm and is a 2x2 positive diagonal matrix. Solving (13) results in 
                       𝐾1̇ = 𝜇1 sin(2𝜔𝑡) 𝑌bus,dc,               (14) 
   𝐾2̇ = 𝜇2 cos(2𝜔𝑡) 𝑌bus,dc.                    (15) 
The integrals of  𝐾1̇ and 𝐾2̇ are performed and the results are substituted in (10) to generate 𝑣 2f(𝑡) as: 
              ?̂?2f(𝑡) = [𝜇1𝑌bus,dc ∫ sin(2𝜔𝑡) 𝑑𝑡] sin(2𝜔𝑡) + [𝜇2𝑌bus,dc ∫ cos(2𝜔𝑡) 𝑑𝑡] cos(2𝜔𝑡).                       (16) 












Fig. 3. Block diagram of the proposed dc-extraction method. 
 
Figure 3 shows the block diagram of the proposed dc-extraction method. According to (10) and (11), 𝑌bus,dc(𝑡) = 𝑣bus(𝑡) −
𝐾1 sin(2𝜔𝑡) + 𝐾2 cos(2𝜔𝑡). Assuming 𝜇1 = 𝜇2 = 𝜇, two state variables 𝑥1 and 𝑥2 can be defined as follows: 
               𝑥1 = 𝐾1 sin(2𝜔𝑡) + 𝐾2 cos(2𝜔𝑡),               (17) 
                                                                        𝑥2 = −𝐾1 cos(2𝜔𝑡) + 𝐾2 sin(2𝜔𝑡).            (18) 
 
The derivative of (17) and (18) can be expressed as: 
            𝑥1̇ = 𝜇𝑌bus,dc sin
2(2𝜔𝑡) +  2𝜔𝐾1 cos(2𝜔𝑡) + 𝜇𝑌bus,dc cos
2(2𝜔𝑡) − 2𝜔𝐾2 sin(2𝜔𝑡),                     (19) 
            𝑥2̇ = −𝜇𝑌bus,dc sin(2𝜔𝑡) cos(2𝜔𝑡) +  2𝜔𝐾1 sin(2𝜔𝑡) + 𝜇𝑌bus,dc cos(2𝜔𝑡) sin(2𝜔𝑡) +2𝜔𝐾2 cos(2𝜔𝑡).  (20) 
Simplifying (19) and (20) results in 𝑥1̇ = 𝜇𝑌bus,dc − 2𝜔𝑥2 and 𝑥2̇ = 2𝜔𝑥1. Accordingly, the open-loop transfer function of the 
algorithm from 𝑥1̇ and 𝑥2̇ to 𝑌bus,dc is given by: 












]𝑌bus,dc.           (21) 
Due to the fact that 𝑌bus,dc = 𝑣bus − 𝑥1, where 𝑥1 = 𝑣 2f according to (11), the feedback coefficient of the algorithm is derived as: 






.                   (22) 
and the transfer function of the closed-loop system from 𝑣bus(𝑠) to 𝑥1(𝑠) is determined as:  









        (23) 
and accordingly the transfer function of the closed-loop system from 𝑣bus(𝑠) to 𝑌bus,dc(𝑠) is determined as:  






              (24) 
which is a second-order notch filter. Denoting μ ≜ 4𝜁𝜔, where 𝜁 is the damping of poles, the loci of poles of (24) when 𝜁 varies 
between 0.05 to 0.8 are shown in Fig. 4. The settling time of the filter responses may be approximated by 𝑡s ≈ 5/µ for good values 
of 𝜁.  For instance, for the gain of the algorithm equal to µ = 500, the settling time is approximately 𝑡s ≈ 10 ms. For this value, 𝜁  
is approximately equal to 0.4. This design appears to be a desired starting point for the filter, in terms of giving it an adequate 
swiftness of its responses without causing excessive overshoots, and is used to implement and test the proposed dc-extraction 





















Fig 4. Movement of the notch filter’s poles for 0.05 ≤ 𝜁 ≤ 0.8.  
 
 
This NF implementation has the great advantage that 𝐾1 and 𝐾2 are dc in nature and can be treated as internal state variables 
and used for further feedback signals to improve the performance of the dc-bus voltage loop as further explained below. The 
dynamical system of the proposed NF implementation can be expressed as:  





2(2𝜔𝑡) −𝜇1 sin(2𝜔𝑡) cos(2𝜔𝑡)








] 𝑣bus(𝑡).      (25) 
The Averaging Theorem can be used to obtain the averaged system [15] by integrating (25) over a full cycle. This entails that  
                                  𝐾1(𝑠) =
𝜇1/2
𝑠+𝜇1/2
𝐴1,                          (26) 
                                  𝐾2(𝑠) =
𝜇2/2
𝑠+𝜇2/2
𝐵1.                          (27) 
where 𝐴1 and 𝐵1 are defined in (9).   
On the other hand, due to the fact that 𝐴1 and 𝐵1 are the amplitudes of the stationary quantities of 𝑣bus(𝑡), and also considering 
the magnitude of the bus-voltage ripple given by (8), they can be represented by:  
   𝐴1 =
𝑃in
2𝜔𝐶bus𝑉bus,ref
,               (28) 
   𝐵1 =
𝑄in
2𝜔𝐶bus𝑉bus,ref
                (29) 
where 𝑃in is the input active power and 𝑄in is the reactive power. Since 𝑃in = 𝑉d𝐼d/2  and 𝑄in = 𝑉d𝐼q/2  in the form of 𝐷𝑄 
transformation, (28) and (29) can be expressed by: 
                             𝐴1 =
𝑉d
4𝜔𝐶bus𝑉bus,ref
𝐼d,                 (30) 
                                            𝐵1 =
𝑉d
4𝜔𝐶bus𝑉bus,ref
𝐼q.                    (31) 
This concludes that 𝐾1 and 𝐾2 contain the dynamics of 𝐼d and 𝐼q through a simple low-pass filter: 
                                  𝐾1(𝑠) =
𝛼𝜇1/2
𝑠+𝜇1/2
𝐼d,                           (32) 
                                  𝐾2(𝑠) =
𝛼𝜇2/2
𝑠+𝜇2/2
𝐼q.                           (33) 
In (32) and (33), 𝛼 =
𝑉d
4𝜔𝐶bus𝑉bus,ref
. Finally, it must be noted that the proposed method is frequency adaptive since the available 

























Fig 5. Proposed controller. 
 
IV. PROPOSED BUS-VOLTAGE CONTROL LOOP   
This section presents the approach of designing a bus-voltage control loop via including the two state variables of the proposed 
dc-extraction method (𝐺ANF(𝑠)) to improve the dynamic response of a single-phase dc/ac controller.  
A. Structure of the Proposed Bus-voltage Control Loop 
The proposed control structure is shown in Fig. 5. The two state variables of 𝐺ANF(𝑠), 𝐾1 and 𝐾2, are used as the two additional 
proposed feedback variables to improve the system`s dynamic response. Two extra feedback gains [𝛾1, 𝛾2] are used for the two 








































Fig 6. Current controller and plant with 𝐿 filter. 
 
The current-control loop operates based on the DQ transformation technique so that two PI controllers 𝐺PI2(𝑠) and 𝐺PI3(𝑠) 
regulate 𝐼d and 𝐼q to be matched with the two reference signals. The gains of 𝐺PI2(𝑠) and 𝐺PI3(𝑠) are selected based on the system`s 
model following a procedure presented in [16]. The gains of 𝐺PI1(𝑠) (the PI controller of the voltage control loop) are selected from 
 
the characteristic equation of the LTI model of the bus voltage that is shown in Fig. 2(b). Accordingly, the characteristic equation of 










𝐺ANF(𝑠) = 0.                    (34) 
According to the Routh–Hurwitz table [17], (34) is in a stable region if 4𝜔2𝜏 > 𝜇 − 𝑘
𝑉s
2𝐶bus𝑉bus,ref
, where 𝜇 is given in (24). 
Therefore, 𝑘 and τ could be selected while the stability of the system is ensured.  
Figure 7 shows the trajectory of the closed-loop poles of (34) when 𝜇 changes from 50 to 1000. As shown, the zeros and poles 
of the system are moving toward the negative region of the real axis, verifying the stability of the whole system for various selection 
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B. Design of Proposed Feedback Gains   
In this section, the gain 𝛾 selection for the proposed feedback loops, and how they improve the system dynamic, is presented 
using root-locus analysis. To do so, the LTI model of Fig. 5 is simplified as shown in Fig. 8. The model includes the voltage-
control loop, 𝐺ANF(𝑠), current-control loop (D-axis) and the plant. The root-locus of the control block diagram of Fig. 8 is obtained 
using the characteristic equation of the system, which is expressed as follows: 
                      1 + 𝐿1+𝐿2 + 𝐿3 = 0   →  1 +
𝐿2
1+𝐿1+𝐿3
= 0             (35) 
where 𝐿1, 𝐿2 and 𝐿3 are the three loop transfer functions shown in Fig. 8 and given by:  
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𝐿3 = [𝑘1 (1 +
1
𝜏1𝑠











𝐺ANF(𝑠)].   (38) 
Figure 9 shows the loci of the roots of (35) versus the parameter 𝛾 increasing from 0 to 0.5 with a step-change of 0.005. The gain 
μ=500 as designed in Section III and the system parameters in Table I are used for this analysis. As Fig. 9(a) shows, when 𝛾 
increases from zero, the low-frequency poles (dominant poles) and the higher-frequency poles start moving toward a better 
damping position. For instance, while 𝛾 increases from 0 to 0.3, the damping of the two low-frequency poles increases from 0.56 
to 0.78, which corresponds to an overshoot reduction of 12% to 1.9% respectively (Fig. 9(b)). Similarly, the damping of the two 
higher-frequency poles increases from 0.42 to 0.45. This validates the contribution of the proposed feedback loop 𝐿2 to improve 
the dynamic response of the voltage control loop.   
From the loci of Fig. 9, it is concluded that the new feedback gain can improve the dynamics of the system provided that 0 < 𝛾 ≤
0.3. Accordingly, 𝛾=0.15 is selected as an appropriate gain for implementation and testing of the system throughout this paper. It 
should be noted that the same gain (𝛾1 = 𝛾2 = 0.15) is used for the two proposed feedback loops in Fig. 5. In this section, the root-
locus analysis of 𝐼q control is ignored due to the fact the transient of the 𝐼q control has minimum impact on the dynamics of the 
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Fig 9. A) Loci of the roots of (35) versus 𝛾 increasing from 0 to 0.5 with the step-change of 0.005, b) zoomed version of part (a). 











TABLE I. SYSTEM PARAMETERS OF THE DESIGNED SYSTEM 
Circuit Parameter Item Value 
𝑣s AC line voltage 130 V 
𝑉bus DC-bus voltage 200 V 
𝑓 Line frequency 50 Hz 
𝑓sw Switching frequency 13 kHz 
𝐿f1, 𝐿f2 Filter inductors 2 x 1.4 mH 
𝐿1, 𝐿2  DC-side inductors 2 x 1.4 mH 
𝐶bus DC-bus capacitor 1.1 mF 
Control Parameter Item Value 
𝑘p1, 𝑘i1 Gains of 𝐺PI1(𝑠)   -0.07, 50 
𝑘p2, 𝑘i2 Gains of 𝐺PI2(𝑠)   10, 400 
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Fig 10. Block diagram of EPLL. 
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Fig 11. The designed system including the proposed dc-extraction method and the proposed feedback loops. 
 
Figure 10 shows the algorithm of an Enhanced-Phased-Locked loop (EPLL) which is assigned to generate 𝜃 for 𝐺ANF(𝑠). The 
EPLL can accurately track the phase angle of the grid voltage 𝑣s and send it to 𝐺ANF(𝑠), thus the proposed algorithm can operate 
in a frequency-adaptive mode. The design details of the EPLL are presented in [18, 19]. 
Figure 11 shows the studied system, which includes an H-bridge voltage-source dc/ac converter and an interleaved two-leg 
buck-boost dc/dc converter. The design of the converter is presented in [20]. Therefore, the design details are omitted in this paper. 
The proposed dc-extraction method, 𝐺ANF(𝑠), is utilized to remove the 2-f ripple of 𝑣bus, thus isolating the control loop from such 
a disturbance. Otherwise, propagating the 2-f ripple into the current controller could cause 3rd harmonics as well as phase deviation 
on the grid-side current, 𝑖s. While 𝐺ANF(𝑠) is applied, not only the 2-f ripple is removed, but also the whole control system can be 
designed with larger bandwidth [13]. The direct application of angle from EPLL to the 𝐺ANF(𝑠) makes it frequency-adaptive.  
 
V. PERFORMANCE EVALUATION OF THE PROPOSED DC-EXTRACTION TECHNIQUE VIA SIMULATION RESULTS  
In this section, the dynamic reponse and steady-state performance of the proposed method is evaluated via several tests 
performed in MATLAB Simulink. First the dynamic response of the proposed method is tested and compared with the dc-observer 
in [11]. Then the proposed method and the conventional notch filter of [12] are compared in the single-phase dc/ac converter 
controller. 
A. Dynamic Evaluation 
Figure 12(a) shows a transient test of the proposed dc-extraction method and Fig. 12(b) shows the response of the dc-obsrever 
in [11] during a quick step-change of a bus voltage from 200 V→400V. While the two methods are tuned to achieve an equal 
settling time, their transient responses are compared. The proposed method exhibits lower oscillations. It should be noted that the 





























Fig 12. Transient responses during a bus-voltage command variation of 200 V→400V. a) proposed method, b) conventional dc-observer [11]. 
 
In another test, the proposed and the conventional NF are compared when they are applied to the voltage control loop of the 
single-phase dc/ac converter presented in Fig. 11. The voltage control loop that is used for this test is designed using the guidline 
presented in [13] to limit the maximum bus-voltage ripple by 5% of the nominal voltage value. Table I summarizes the system 
parameters which are used similarly for the two tested methods (proposed and conventional NF).  
Figure 13 shows the result of this comparison during a bus-voltage variation of 400 V→500 V→400 V. Using the same testing 
platform and similar damping of 0.4 used for both 𝐺ANF(𝑠) in (24) and the conventional notch filter, the voltage control loop 
including the proposed technique exhibits a better dynamic response due to the three step-changes in bus voltage. This verifies the 














Fig 13. Dynamic responses of the proposed method and the conventional notch filter [12] during a bus-voltage command variation of 400 V→500 V→400 V. 
 
Figure 14(a) shows the dynamic responses of the two systems during a startup bus voltage variation of 0 V→400V and Fig. 
14(b) shows the converter`s output currents 𝑖s. As can be seen, the oscillations of the bus voltage using NF translate into oscillations 
in the ac current while the proposed method exhibits much more stable current responses. 
In another test in Fig. 15(a), the proposed method is tested against a higher disturbance of both bus-voltage command variation 
(400 V→500 V) and a power jump (1 kW→3 kW) at the same time. As shown, although the the proposed method exhibits a higher 
overshoot than the previous test due to the added disturbance of the power jump, its performance still shows better dynamics than 



















Fig 14. Comparing the dynamic responses of the proposed method and the conventional notch filter in [12] during a startup bus voltage variation. a) bus voltages, 

























Fig 15. Comparing the dynamic responses of the proposed method and the conventional notch filter in [12] during simultaneous bus-voltage variation of 400 
V→500 V and input power of 1 kW→3 kW. a) bus voltages, b) converter`s output current (proposed method), c) converter`s output current (conventional NF). 
 
B. Steady-state Evaluation 
Figure 16 shows the steady-state response of the proposed method and its ripple-cancellation feature via comparing 𝑖s before 
and after applying the proposed method. As Fig. 16(a) shows, after applying the proposed method to the control system of the 
dc/ac converter, the 3rd harmonic is completely removed from 𝑖s, whereas 𝑖s includes the 3
rd harmonic when the system excludes 
the proposed method (Fig. 16(b)). Such a 3rd harmonic elimination is shown and confirmed in Fig. 16(c) by means of the Fast 
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Fig 16. Steady-state response of the proposed method and its ripple cancellation feature. a) grid voltage 𝑣s, and grid-side current 𝑖s after applying the proposed dc-
extraction method, b) 𝑣s and 𝑖s before applying the proposed dc-extraction method, c) FFT of 𝑖s before and after applying the proposed method. 
 
Figure 17(a) shows the system`s operation during load switching from 3 kW to 1 kW, that changes 𝑉ripple from 25 V to 8.4 V 
respectively (according to (8)). As shown, when the proposed method is used, the bus voltage exhibits lower fluctuation during 
such a disturbance. Figure 17(b) compares the dynamic responses of the two systems during load switching from 1 kW to 3 kW. 





















Fig 17. Dynamic responses of the proposed method in comparision with the conventional notch filter [12]. a) during load variation of 3 kW→1 kW, b) during load 



















Fig 18. Experimental setup. 
 
VI. PERFORMANCE EVALUATION OF THE PROPOSED DC-EXTRACTION METHOD VIA EXPERIMENTAL RESULTS 
The aim of the experimental tests is to validate the simulation results, and to show the robustness of the proposed system in a 
real system and in the presence of noise. The proposed method is evaluated by both stand-alone and grid-connected testing. The 
stand-alone tests are performed to show the individual dynamic response of the proposed dc extraction (Fig. 3) as well as its 
frequency-adaptive performance. The grid-connected tests are carried out to show the influence of the proposed method on the 
dynamic of the whole voltage control loop and validate the mathematical analysis as well as the simulation results.  
 
For stand-alone testing, emulated system components, the bus voltage 𝑣bus, grid voltage 𝑣s and grid current 𝑖s are internally 
generated by a TMSF28335 controller via programing in C-language and sent to digital-to-analog converter (DAC) through a serial 
peripheral interface (SPI). For grid-connected testing, the proposed system in Fig. 11 is implemented and investigated. Figure 18 
shows the laboratory prototype of the system, and its parameters are summarized by Table I. A four-leg SEMISTACK – IGBT is 
used as the dc/ac and dc/dc converters. A Chroma 63800 electronic load, a  Sorensen XG 600-1.4  programmable  dc  power  supply  
and an  MI 2883EU Class S  power  quality analyzer  are  also used for experimental testing.  
A. Stand-alone Testing 
Figure 19 shows the response of the proposed algorithm (Fig. 3) during a step change of 𝑣bus from 400 V to 450 V. As shown, 
the proposed dc-extraction method tracks perfectly the bus voltage 𝑣bus and generates its dc offset during the rising step change. 
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Fig 19. Experimental results of the dynamic response: 𝑉bus,ref increases from 400 V to 450 V. Bus voltage 𝑣bus (Ch.1 80 V/div) and its estimated dc (Ch.2 80 
V/div), EPLL`s output θ (Ch.3 5 V/div) and μ (Ch.4 200 V/div).  
 
In another test, the grid frequency is rapidly changed from 50 Hz to 70 Hz and the response of the proposed method is compared 
with the conventional non-adaptive NF in [12]. The conventional NF (Fig. 20(a)) which is tuned at the center frequency (50 Hz) 
exhibits mal-operation at the different frequency (70 Hz), whereas the proposed method in Fig. 20(b) is able to track the frequency 
deviation and tune its bandwidth to generate the dc value of 𝑣bus. The EPLL in Fig. 10 is used for generating 𝜃 so that no extra 
algorithm needs to be added to the design of the converter. In this paper such an exaggerated frequency deviation (+20 Hz) is used 

















Fig 20. Experimental results of the dynamic response during frequency deviation of +20 Hz. 𝑣bus (Ch.1 100 V/div), estimated dc component (Ch.2 100 V/div), 𝑖s 
(Ch.3 100 A/div), EPLL`s output θ (Ch.4 5 V/div). a) conventional non-adaptive NF [12], b) proposed method. 
 
B. Testing the Proposed Method in a Grid-connected Single-phase DC/AC Converter 
The designed system in Fig. 11 that includes the proposed control method is implemented and its performance is evaluated in 
this section. Figure 21 shows the steady-state performance of the system and compares the responses before and after applying the 
proposed dc-extraction method. As Fig. 21(a) shows, 𝑉ripple= ±5.6 V is placed on 𝑣bus which is consistent with the theoretical 
calculation of (8). As shown, such a ripple is translating as 3rd harmonic on the converter output current, 𝑖s. In Fig. 21(b) the 2-f 
ripple is completely removed from the bus voltage and the 3rd harmonic is subsequently minimized which verifies the simulation 
results of Fig. 16(a). The FFT of 𝑖s is shown in Fig. 21(c) before and after applying the proposed method. As also shown, the 
proposed dc-extraction method does not affect the existing system noise, validating its robustness and the independency of its 
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Fig 21. Experimental results of the steady-state response before and after operation of the proposed dc-extraction method. Grid voltage 𝑣s (Ch.1 80 V/div), grid-
side current 𝑖s (Ch.2 10 A/div), bus voltage 𝑣bus and 𝑉bus,dc (Ch.3 40 V/div). 𝑣s=130 Vrms, 𝑉bus,ref=200 V, 𝑃
∗=780 W. a) before applying the proposed dc-
extraction method, b) after applying the proposed dc-extraction method, c) FFT of 𝑖s before and after applying the proposed method generated by MI 2883EU 
Class S power quality analyzer. 
 
In another test, in Fig. 22, the dynamic response of the system in the grid-connected mode using both the proposed method and 
the conventional NF in [12] is evaluated during a bus-voltage variation of 200 V→250 V. In this test, the injected power is fixed 
at 780 W. As shown, using the proposed method in Fig. 22(b), both the bus voltage and the grid-side current 𝑖s show much better 














Fig 22. Experimental results of the dynamic response during bus voltage variation 𝑣bus=200 V → 250 V while 𝑃
∗=780 W.  Grid voltage 𝑣s (Ch.1 90 V/div), grid-
side current 𝑖s (Ch.2 7 A/div), 𝑣bus (Ch.3 70 V/div). a) conventional NF [12], b) proposed method. 
 
Figure 23 shows the dynamic performance of the system during a power jump of 0 W→780 W while the bus voltage is regulated 
at 200 V. This test also shows the better dynamic response of the control system when the proposed method is used. The result of 












Fig 23. Experimental results of the dynamic response during power jump 𝑃∗= 0 W → 780 W while 𝑣bus=200 V. Grid voltage 𝑣s (Ch.1 90 V/div), grid-side current 
𝑖s (Ch.2 7 A/div), 𝑣bus (Ch.3 70 V/div). a) conventional NF [12], b) proposed method. 
 
Finally, in the last test, the transient of the system is shown when the load is disconnected, reducing the power from 780 W→0 
W. Such a quick switching off the load causes an inevitable transient, mainly on 𝑣bus. However, when the system uses the porposed 
technique, this tranient is significantly lower as shown in Fig. 24(b). The results of this test are consistent with the simulation 













Fig 24. Experimental results of the dynamic response during power jump 𝑃∗= 780 W → 0 W while 𝑣bus=200 V. Grid voltage 𝑣s (Ch.1 90 V/div), grid-side current 
𝑖s (Ch.2 7 A/div), 𝑣bus (Ch.3 70 V/div). a) conventional NF [12], b) proposed method. 
   
VII. CONCLUSION 
This paper identifies a time-varying implementation of the second-order notch filter (NF) and, subsequently, adds two additional 
internal feedback loops to enhance the transient responses of single-phase grid-connected dc/ac converters (including both rectifiers 
and inverters). The new feedback loops do not require any additional measurements and they are only based on internal NF variables.      
A method for designing the proposed feedback gains is also developed. The simulation results verify the superior dynamic and 
steady-state performance of the proposed controller compared with conventional methods. The proposed technique is also adaptive 
with frequency via receiving synchronization data directly from the PLL. As a result, no extra frequency-detection algorithm needs 
to be added to the design of a converter. The experimental results are also presented to confirm the analytical and simulation results.  
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